View CY2276A-13_235375.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

2
CY2276A-12 CY2276A-13
Pentium(R)II Clock Synthesizer/Driver for Desktop PCs with Intel 82440LX and 4 DIMMs
Features
* Mixed 2.5V and 3.3V operation * Complete clock solution to meet requirements of Pentium(R) and Pentium(R) II motherboards -- Five CPU clocks at 2.5V -- Sixteen 3.3V SDRAM clocks -- Seven synchronous PCI clocks, one free-running -- Three 2.5V IOAPIC clocks at 14.318 MHz -- One 3.3V Ref. clock at 14.318 MHz * 1 ns-6 ns CPU-PCI delay (-12 option) * 1 ns-4.8 ns CPU-PCI delay (-13 option) * I2CTM Serial Configuration Interface * Dedicated OE input * Factory-EPROM programmable output drive and slew rate for EMI customization * Factory-EPROM programmable CPU clock frequencies for custom configurations * High drive, low skew, and low jitter outputs * Intel(R) Test Mode support * Available in space-saving 56-pin SSOP package The CY2276A-12 and CY2276A-13 output five CPU clocks at 2.5V. There are seven PCI clocks, at one half the CPU clock frequency, one of which is free-running. Additionally, the parts drive out sixteen 3.3V SDRAM clocks at the CPU clock frequency, three 2.5V IOAPIC clocks at 14.318 MHz, and one 3.3V reference clock at 14.318 MHz. The CY2276A-12 and CY2276A-13 can be used with a peripheral clock generator (CY2030) which can generate USB, I/O, reference, and Audio clocks, thus providing a complete solution for motherboard manufacturers. The CY2276A-12 and CY2276A-13 outputs are designed for low EMI emission. Controlled rise and fall times, unique output driver circuits and factory-EPROM programmable output drive and slew-rate enable optimal configurations for EMI control.
CY2276A Selector Guide
Clocks Outputs CPU@2.5V (66.6 MHz) SDRAM PCI (33.3 MHz) IOAPIC (14.318 MHz) Ref (14.318MHz) CPU-PCI delay
Note: 1. One free-running PCI clock.
-12 5 16 7[1] 3 1 1-6 ns
-13 5 15 7[1] 3 1 1-4.8 ns
Functional Description
The CY2276A-12 and CY2276A-13 are Clock Synthesizer/Drivers for Pentium or Pentium II-based PCs designed with an Intel 82440LX or similar core-logic chipset.
Logic Block Diagram
IOAPIC [0:2] (14.318 MHz) VDDQ2 XTALIN
XTALOUT
Pin Configuration
56 SSOP
AVDD IOAPIC2 REF0 VSS XTALIN XTALOUT VDDQ3 PCICLK_F PCICLK0 VSS PCICLK1 PCICLK2 PCICLK3 PCICLK4 VDDQ3 PCICLK5 VSS SDRAM11 SDRAM10 VDDQ3 SDRAM9 SDRAM8 VSS SDRAM15 SDRAM14 VDDQ3 SDATA SCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 VDDQ2 IOAPIC0 IOAPIC1 VSS CPUCLK0 CPUCLK1 VDDCPU CPUCLK2 CPUCLK3 VSS CPUCLK4 SDRAM0 SDRAM1 VDDQ3 SDRAM2 SDRAM3 VSS SDRAM4 SDRAM5 VDDQ3 SDRAM6 SDRAM7 VSS SDRAM12 SDRAM13 VSS OE MODE
REF0 (14.318 MHz)
14.318 MHz OSC. CPU PLL
CPUCLK [0-4] VDDCPU SDRAM [0-15]
/2
PCI [0-5]
Delay SERIAL INTERFACE CONTROL LOGIC
PCICLK_F
SCLK SDATA OE
Intel and Pentium are registered trademarks of Intel Corporation. I2C is a trademark of Philips Corporation.
Cypress Semiconductor Corporation
*
3901 North First Street
*
San Jose
*
CA 95134
* 408-943-2600 October 12, 1998
CY2276A-12 CY2276A-13
Pin Summary
Name VDDQ3 VDDQ2 VDDCPU AVDD VSS XTALIN[2] XTALOUT
[2]
Pins 7, 15, 20, 26, 37, 43 56 50 1 4, 10, 17, 23, 31, 34, 40, 47, 53 5 6 45, 44, 42, 41, 39, 38, 36, 35, 22, 21, 19, 18, 33, 32, 25, 24 30 52, 51, 49, 48, 46 9, 11, 12, 13, 14, 16 8 55, 54, 2 3 27 28 29
Description 3.3V Digital voltage supply IOAPIC Digital voltage supply, 2.5V CPU Digital voltage supply, 2.5V Analog voltage supply, 3.3V Ground Reference crystal input Reference crystal feedback SDRAM clock outputs Active HIGH Output Enable (see table below) CPU clock outputs PCI clock outputs, running at one-half the CPU frequency Free-running PCI clock output IOAPIC clock outputs Reference clock outputs, 14.318 MHz, drives 45 pF load Serial data input for serial configuration port Serial clock input for serial configuration port Mode input, not used on this configuration, tie to V SS
SDRAM[0-15] OE CPUCLK[0-4] PCICLK[0-5] PCICLK_F IOAPIC[0-2] REF0 SDATA SCLK MODE
Note: 2. For best accuracy, use a parallel-resonant crystal, CLOAD = 18 pF.
Function Table
OE 0 1 XTALIN 14.318 MHz 14.318 MHz CPUCLK[0-4] SDRAM[0-15] Hi-Z 66.67 MHz PCICLK[0-5] PCICLK_F Hi-Z 33.33 MHz REF0 IOAPIC[0-2] Hi-Z 14.318 MHz
Actual Clock Frequency Values
Clock Output CPUCLK Target Frequency (MHz) 66.67 Actual Frequency (MHz) 66.654 PPM -195
CPU and PCI Clock Driver Strengths
* Matched impedances on both rising and falling edges on the output drivers * Output impedance: 25 (typical) measured at 1.5V.
2
CY2276A-12 CY2276A-13
Serial Configuration Map
* The Serial bits will be read by the clock driver in the following order: Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0 . . Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0 * Reserved and unused bits should be programmed to "0". * I2C Address for the CY2276A-12 is: A6 1 A5 1 A4 0 A3 1 A2 0 A1 0 A0 1 R/W ----
Byte 0: Functional and Frequency Select Clock Register (1 = Enable, 0 = Disable)
Bit Pin # Description (Reserved) drive to `0' (Reserved) drive to `0' (Reserved) drive to `0' (Reserved) drive to `0' (Reserved) drive to `0' (Reserved) drive to `0' Bit 1 1 1 0 0 Bit 0 1 - N/A 0 - N/A 1 - Testmode 0 - Normal Operation Bit 7 -Bit 6 -Bit 5 -Bit 4 -Bit 3 -Bit 2 -Bit 1 -Bit 0
Select Functions
Outputs Functional Description Test Mode CPU TCLK/2
[3]
PCI, PCI_F TCLK/4
SDRAM TCLK/2
Ref TCLK
IOAPIC TCLK
Note: 3. TCLK supplied on the XTALIN pin in Test Mode.
3
CY2276A-12 CY2276A-13
Byte 1: CPU Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active
Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin # N/A N/A N/A 46 48 49 51 52 Description (Reserved) drive to `0' (Reserved) drive to `0' (Reserved) drive to `0' CPUCLK4 (Active/Inactive) CPUCLK3 (Active/Inactive) CPUCLK2 (Active/Inactive) CPUCLK1 (Active/Inactive) CPUCLK0 (Active/Inactive)
Byte 2: PCI Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active
Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 -8 16 14 13 12 11 9 Pin # Description (Reserved) drive to `0' PCICLK_F (Active/Inactive) PCICLK5 (Active/Inactive) PCICLK4 (Active/Inactive) PCICLK3 (Active/Inactive) PCICLK2 (Active/Inactive) PCICLK1 (Active/Inactive) PCICLK0 (Active/Inactive)
Byte 3: SDRAM Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active
Bit Pin # Description SDRAM7 (Active/Inactive) SDRAM6 (Active/Inactive) SDRAM5 (Active/Inactive) SDRAM4 (Active/Inactive) SDRAM3 (Active/Inactive) SDRAM2 (Active/Inactive) SDRAM1 (Active/Inactive) SDRAM0 (Active/Inactive) Bit 7 35 Bit 6 36 Bit 5 38 Bit 4 39 Bit 3 41 Bit 2 42 Bit 1 44 Bit 0 45
Byte 4: SDRAM Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active
Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin # 24 25 32 33 18 19 21 22 Description SDRAM15 (Active/Inactive) SDRAM14 (Active/Inactive) SDRAM13 (Active/Inactive) SDRAM12 (Active/Inactive) SDRAM11 (Active/Inactive) SDRAM10 (Active/Inactive) SDRAM9 (Active/Inactive) SDRAM8 (Active/Inactive)
Byte 5: Peripheral Active/Inactive Register (1 = Active, 0 = Inactive), Default = Active
Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 2 54 55 N/A N/A N/A 3 Pin # N/A Description (Reserved) drive to `0' IOAPIC2 (Active/Inactive) IOAPIC1 (Active/Inactive) IOAPIC0 (Active/Inactive) (Reserved) drive to `0' (Reserved) drive to `0' (Reserved) drive to `0' REF0 (Active/Inactive)
Byte 6: Reserved, for future use
4
CY2276A-12 CY2276A-13
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage ..................................................-0.5 to +7.0V Input Voltage .............................................. -0.5V to VDD+0.5 Storage Temperature (Non-Condensing) ... -65C to +150C Max. Soldering Temperature (10 sec) ...................... +260C Junction Temperature ............................................... +150C Package Power Dissipation .............................................. 1W Static Discharge Voltage ........................................... >2000V (per MIL-STD-883, Method 3015, like VDD pins tied together)
Operating Conditions[4]
Parameter AVDD, V DDQ3 VDDCPU VDDQ2 TA CL CPU Supply Voltage IOAPIC Supply Voltage Operating Temperature, Ambient Max. Capacitive Load on CPUCLK, IOAPIC[0:2] PCICLK, SDRAM REF0 Reference Frequency, Oscillator Nominal Value Description Analog and Digital Supply Voltage Min. 3.135 2.375 2.375 0 10 30, 20 20 14.318 Max. 3.465 2.9 2.9 70 20 30 45 14.318 MHz Unit V V V C pF
f(REF)
Electrical Characteristics Over the Operating Range
Parameter VIH VIL VILiic VOH VOL VOH Description High-level Input Voltage Low-level Input Voltage Low-level Input Voltage High-level Output Voltage
[5]
Test Conditions Except Crystal Inputs Except Crystal Inputs I2C inputs only VDDCPU = 2.375V, VDDQ2 = 2.375V IOH = 16 mA CPUCLK IOH = 18 mA IOAPIC VDDCPU = 2.375V, VDDQ2 = 2.375V IOL = 27 mA IOL = 29 mA VDDQ3, AV DD = 3.135V CPUCLK IOAPIC
Min. 2.0
Max. 0.8 0.7
Unit V V V V
2.0 0.4 2.4
Low-level Output Voltage[5] High-level Output Voltage[5]
V V
IOH = 36 mA SDRAM IOH = 32 mA PCICLK IOH = 36 mA REF0
VOL
Low-level Output Voltage[5]
VDDQ3, AV DD = 3.135V
IOL = 29 mA IOL = 26 mA IOL = 29 mA
SDRAM PCICLK REF0 -10 -10
0.4
V
IIH IIL IOZ IDD IDD
Input High Current Input Low Current Output Leakage Current Power Supply Current
[5, 6]
VIH = VDD VIL = 0V Three-state VDD = 3.465V, VIN = 0 or V DD, Loaded Outputs, CPU clocks = 66.67 MHz VDD = 3.465V, VIN = 0 or V DD, Unloaded Outputs
+10 10 +10 310 120
A A A mA mA
Power Supply Current[5, 6]
Notes: 4. Electrical parameters are guaranteed with these operating conditions. 5. Parameter is guaranteed by design and characterization. Not 100% tested in production. 6. Power supply current will vary with number of outputs which are running.
5
CY2276A-12 CY2276A-13
Switching Characteristics[5,7] Over the Operating Range
Parameter t1 Output CPU, APIC, SDRAM, REF0 PCI CPUCLK PCICLK CPUCLK PCICLK CPUCLK PCICLK REF0 SDRAM IOAPIC CPUCLK CPUCLK CPUCLK CPUCLK, PCICLK CPUCLK, SDRAM CPUCLK SDRAM PCICLK CPUCLK, PCICLK, SDRAM Description Output Duty Cycle
[8]
Test Conditions t1 = t1A / t1B
Min. 45
Typ. 50
Max. 55
Unit %
t1 t1C t1C t1D t1D t2 t2 t2 t2 t2 t3 t4 t5 t6
Output Duty Cycle[8] CPU Clock HIGH Time PCI Clock HIGH Time CPU Clock LOW Time PCI Clock LOW Time CPU Clock Rising and Falling Edge Rate PCI Clock Rising and Falling Edge Rate REF Clock Rising and Falling Edge Rate SDRAM Rising and Falling Edge Rate IOAPIC Clock Rising and Falling Edge Rate CPU Clock Rise Time CPU Clock Fall Time CPU-CPU Clock Skew CPU-PCI Clock Skew
t1 = t1A / t1B Above 2.0V, 66.6 MHz, VDDCPU = 2.5V Above 2.4V, 33.3 MHz Below 0.4V, 66.6 MHz, VDDCPU = 2.5V Below 0.4V, 33.3 MHz Between 0.7V and 1.7V, VDDCPU = 2.5V Between 0.8V and 2.0V Between 0.8V and 2.0V Between 0.8V and 2.0V Between 0.7V and 1.7V, VDDQ2 = 2.5V Between 0.7V and 1.7V, VDDCPU = 2.5V Between 1.7V and 0.7V, VDDCPU = 2.5V Measured at 1.25V, VDDCPU = 2.5V Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks -12 option -13 option
40 5.2 11.0 5.0 12.0 1.0 1.0 0.8 0.8 0.8 0.25 0.25
50
55
% ns ns ns ns
4.0 4.0 4.0 4.0 4.0 1.0 1.0 100 275 6.0 4.8 700 250 400 500 3 3.0
V/ns V/ns V/ns V/ns V/ns ns ns ps ns ns ps ps ps ps ms
1.0 1.0
t7 t8 t8 t8 t9
CPU-SDRAM Clock Skew Cycle-Cycle Clock Jitter Cycle-Cycle Clock Jitter Cycle-Cycle Clock Jitter Power-up Time
Measured at 1.25V for 2.5V clocks, and at 1.5V for 3.3V clocks Measured at 1.25V for 2.5V clocks Measured at 1.5V for 3.3V clocks Measured at 1.5V CPU, PCI, and SDRAM clock stabilization from power-up
Notes: 7. All parameters specified with loaded outputs. 8. Duty cycle is measured at 1.5V when VDD = 3.3V. When VDDCPU = 2.5V, CPUCLK duty cycle is measured at 1.25V.
6
CY2276A-12 CY2276A-13
Timing Requirement for the I2C Bus
Parameter t10 t11 t12 t13 t14 t15 t16 SCLK Clock Frequency Time the bus must be free before a new transmission can start Hold time start condition. After this period the first clock pulse is generated. The LOW period of the clock. The HIGH period of the clock. Setup time for start condition. (Only relevant for a repeated start condition.) Hold time DATA for CBUS compatible masters. for I2C devices DATA input set-up time Rise time of both SDATA and SCLK inputs Fall time of both SDATA and SCLK inputs Set-Up time for stop condition 4.0 Description Min. 0 4.7 4 4.7 4 4.7 5 0 250 1 300 ns s ns s Max. 100 Unit kHz s s s s s s
t17 t18 t19 t20
Switching Waveforms
Duty Cycle Timing
t1A t1B
CPUCLK Outputs HIGH/LOW Time
t1C VDD OUTPUT 0V
t1D
All Outputs Rise/Fall Time
VDD OUTPUT 0V t2 t3 t2 t4
CPU-CPU Clock Skew
CPUCLK
CPUCLK t5
7
CY2276A-12 CY2276A-13
Switching Waveforms (continued)
CPU-SDRAM Clock Skew
CPUCLK
SDRAM t7
CPU-PCI Clock Skew
CPUCLK
PCICLK t6
Timing Requirements for the I2C Bus
SDA
t11 t18 t19
t12
SCL
t12 t13 t16 t14 t17 t15 t20
8
CY2276A-12 CY2276A-13
Application Information
Clock traces must be terminated with either series or parallel termination, as they are normally done.
Application Circuit
Summary
* A parallel-resonant crystal should be used as the reference to the clock generator. The operating frequency and CLOAD of this crystal should be as specified in the data sheet. Optional trimming capacitors may be needed if a crystal with a different CLOAD is used. Footprints must be laid out for flexibility. * Surface mount, low-ESR, ceramic capacitors should be used for filtering. Typically, these capacitors have a value of 0.1 F. In some cases, smaller value capacitors may be required. * The value of the series terminating resistor satisfies the following equation, where Rtrace is the loaded characteristic impedance of the trace, R out is the output impedance of the clock generator (specified in the data sheet), and Rseries is the series terminating resistor. Rseries > R trace - Rout * Footprints must be laid out for optional EMI-reducing capacitors, which should be placed as close to the terminating resistor as is physically possible. Typical values of these capacitors range from 4.7 pF to 22 pF. * A Ferrite Bead may be used to isolate the Board VDD from the clock generator VDD island. Ensure that the Ferrite Bead offers greater than 50 impedance at the clock frequency, under loaded DC conditions. Please refer to the application note "Layout and Termination Techniques for Cypress Clock Generators" for more details. * If a Ferrite Bead is used, a 10 F- 22 F tantalum bypass capacitor should be placed close to the Ferrite Bead. This capacitor prevents power supply droop during current surges.
9
CY2276A-12 CY2276A-13
Test Circuit
VDDQ3
1 0.1 F 4
56 0.1 F 53
VDDQ2
7 0.1 F 10 47 15 0.1 F 50 0.1 F VDDCPU
43
0.1 F
17
40 37 0.1 F 34
0.1 F
20
23
0.1 F
26
31 OUTPUTS CLOAD
Note: All Capacitors must be placed as close to the pins as is physically possible
Ordering Information
Ordering Code CY2276APVC-12 CY2276APVC-13 Document #: 38-00614-D Package Name O56 O56 Package Type 56-Pin SSOP 56-Pin SSOP Operating Range Commercial Commercial
10
CY2276A-12 CY2276A-13
Package Diagram
56-Lead Shrunk Small Outline Package O56
51-85062-B
(c) Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

▲Up To Search▲

Price & Availability of CY2276A-13

	To Download CY2276A-13 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .